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Acronyms
• Application specific integrated circuit (ASIC)
• Block random access memory (BRAM)
• Block Triple Modular Redundancy (BTMR)
• Clock (CLK or CLKB)
• Clock to output time (tco)
• Collected charge (Qcoll)
• Combinatorial logic (CL)
• Computer aided design (CAD)
• Configurable Logic Block (CLB)
• Configuration cross section (Pconfiguration)
• Critical charge (Qcrit)
• Digital Signal Processing Block (DSP)
• Distributed triple modular redundancy (DTMR)
• Dual interlocked cell (DICE)
• Dual redundancy (DR)
• Edge-triggered flip-flops (DFFs)
• Energy (E)
• Equivalence Checking (EC)
• Error detection and correction (EDAC)
• Field programmable gate array (FPGA)
• Finite state machine (FSM)
• Flip flop (DFF)
• Frequency of capture domain B (fclkB)
• Frequency of incoming data (fDataA)
• Functional logic cross section (PfunctionalLogic)
• Gate Level Netlist  (EDF, EDIF, GLN)
• Hardware Description Language (HDL)
• Hold time (th)
• Input – output (I/O)
• Linear energy transfer (LET)
• Local triple modular redundancy (LTMR)
• Mean Time between failure (MTBF)
• NASA Electronic Parts and Packaging (NEPP)
• Negative doped with electrons (N+)
• Operational frequency (fs)
• Power on reset (POR)
• Place and Route (PR)
• Positive doped with holes (P+)
• Radiation Effects and Analysis Group (REAG)
• Set up time (tsu)
• Single event functional interrupt (SEFI)
• Single event functional interrupt cross section (PSEFI)
• Single event effects (SEEs)
• Single event latch-up (SEL)
• Single event transient (SET)
• Single event upset (SEU)
• Single event upset cross-section (σSEU)
• System cross section (P(fs)error)
• Time delay (τdly)
• Voltage connected to positive rail (VDD)
• Voltage connected to ground rail (VSS)
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• Metastability
• Single Event Upsets (SEUs).
• Triple modular redundancy (TMR).
• Metastability filters and TMR.
Agenda 
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Metastability
• Cause: Introducing an asynchronous signal into a 
synchronous (edge triggered) system... Or creating a 
combinatorial logic path that does not meet timing 
constraints.
• Effect:
– Flip-flop (DFF) clock captures signal during window of 
vulnerability.
– DFF output Hovers at a voltage level between high and low, 
causing the output transition to be delayed beyond the specified 
clock to output (tCO) delay.
• Probability that the DFF enters a metastable state and 
the time required to return to a stable state varies on the 
process technology and on ambient conditions.
• Generally the DFF quickly returns to a stable state.
However, the resultant stable state is not deterministic
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Metastability Timing Diagram 
(Destination DFF)
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Solution: Metastability Filter
• Incoming signal is clocked in Domain A.
• Destination signals are clocked in Domain B.
• Filter: Use a capture DFF and at least one protection DFF.
– Both DFFs are clocked in the capture domain.
– The first DFF is expected to go metastable.
– The second DFF is used to protect the rest of the system from potential 
metastable output.
– However, there is no guarantee that the second DFF will not also become 
metastable. Metastability filters have a mean time between failure (MTBF).
– Depends on slack time (tslack) between the metastability DFFs; process 
parameters (c1 and c2); frequency of incoming data (fDataA); and frequency of 
capture domain (fclkB).
MTBF = e
c1×fDataA×fclkB
tslack/c2
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Slack Time (tslack) between 
Metastability DFFs
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• Nets and combinatorial logic add delay.
• Delay reduces slack time.
• Metastability filter rule: no combinatorial 
logic between metastability filter DFFs; and 
connection net length must be minimized.
MTBF = e
c1×fDataA×fclkB
tslack/c2
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Device Penetration of Heavy Ions and 
Linear Energy Transfer (LET)
• LET characterizes the 
deposition of charged 
particles.
• Based on average energy 
(E) loss per unit path 
length (x) (stopping 
power).
• Mass is used to normalize 
LET to the target material.
dx
dELET
ρ
1
=
Density of target material
mg
cmMeV
2
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Single event transient (SET)
Single event upset (SEU)
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How SEUs Affect FPGAs
• SEU and SET error signatures vary between FPGA devices:
– Temporary glitch (transient)
– Change of state (in correct state machine transitions)
– Global upsets: Loss of clock or unexpected reset
– Route breakage (no signal can get through)
– Configuration corruption
– Current jumps or increases (contention)
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Sequential and 
Combinatorial logic 
(CL) events in data 
path
Glitches in 
global Routes 
and Hidden 
Logic
Triple modular redundancy (TMR):
A common approach to SEU mitigation.
System 
malfunction
Configuration 
SEU that causes 
malfunction
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How To Insert TMR into A Design:
Create 
Configuration
Place and Route
Output of 
synthesis is a 
gate-level netlist 
that represents 
the given HDL 
function.
Functional 
Specification
HDL
Synthesis
HDL: Hardware description language
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Automated: TMR can 
be inserted during 
synthesis or post 
synthesis.
If inserted post 
synthesis, the gate 
level netlist is 
replicated, ripped 
apart, and voters + 
feedback are 
inserted.
TMR can be manually
written into the HDL.  
Generally not done 
because too difficult.
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Various TMR Schemes: Different Topologies
Block diagram of block 
TMR (BTMR): a complex 
function containing 
combinatorial logic (CL) 
and flip-flops (DFFs) is 
triplicated as three 
black boxes; majority 
voters are placed at the 
outputs of the triplet. 
Block diagram of local 
TMR (LTMR): only flip-
flops (DFFs) are 
triplicated and data-
paths stay singular; 
voters are brought into 
the design and placed 
in front of the DFFs. 
Block Diagram of 
distributed TMR (DTMR): 
the entire design is 
triplicated except for the 
global routes (e.g., clocks); 
voters are brought into the 
design and placed after the 
flip-flops (DFFs).  DTMR 
masks and corrects most 
single event upsets (SEUs). 
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BTMR And Metastability
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• Synchronize all signals prior 
to usage in BTMR copies.
• This will require pulling out 
internal metastability filters 
contained in the each copy.
All three copies 
share clkB
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LTMR And Metastability
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LTMR: voter placed between metastability 
filters. Violation
D
F
F
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F
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D
F
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Domain B 
cannot use 
signal until it is 
synchronized.
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LTMR And Metastability
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Voter placed between 
metastability filters. 
Violation
One solution is to remove 
the voters between 
metastability DFFs
Another solution is to include additional DFFs in 
the metastability filter (increase tslack)
Mean time between failure (MTBF)
C2 and C1 are process dependent constants.
fclkB is the capture clock domain frequency.
fDataA is the maximum data switching frequency.
MTBF = e
c1×fDataA×fclkB
tslack/c2
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DTMR And Metastability
15
Another solution is to 
include additional DFFs 
in the metastability filter 
(increase tslack)
Wrong 
implementation: 
voters are in the 
metastability filter
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Summary
• Complex systems require multiple clock 
domains.  
• In a synchronous design, metastability filters are 
required to reliably capture signals that source 
from separate clock domains.
• In order to reduce MTBF in metastability filters 
tslack must be minimized: no combinatorial logic 
and short routes between metastability DFFs.
• Automated TMR tools have not been handling 
metastability filters correctly.
• We show the update to TMR automated tools for 
the following TMR methodologies:
– BTMR,
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– LTMR, – DTMR.
